 |
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
| Datasheet File OCR Text: |
| SI9243AEY New Product Vishay Siliconix Si9243A Single-Ended Bus Transceiver FEATURES * Operating Power Supply Range 6 V VBAT 36 V * Reverse Battery Protection Down to VBAT -24 V * Standby Mode With Very Low Current Consumption IBAT(SB) = 1 A @ VDD = 0.5 V * Low Quiescent Current in OFF Condition IBAT = 120 A and IDD 10 A * ISO 9141 Compatible * * * * * * Overtemperature Shutdown Function For K Output Defined K Output OFF for Open VBAT or GND Defined Receive Output Status for Open L or K Inputs Defined K Output OFF for TX Input Open 2-kV ESD Typical Transmit Speeds of 200 kBaud DESCRIPTION The SI9243AEY is a monolithic bus transceiver designed to provide bidirectional serial communication in automotive diagnostic applications. The device incorporates protection against overvoltages and short circuits to VBAT. The transceiver pin is protected and can be driven beyond the VBAT voltage. The RX output is capable of driving CMOS or 1 LSTTL load. The SI9243AEY is built on the Siliconix BiC/DMOS process. This process supports bipolar transistors, CMOS, and DMOS. An epitaxial layer prevents latchup. The SI9243AEY is available in a 8-pin SO package and operates over the automotive temperature range (-40 to 125C). PIN CONFIGURATION AND FUNCTIONAL BLOCK DIAGRAM FaxBack 408-970-5600, request 70788 www.siliconix.com S-60752--Rev. C, 05-Apr-99 1 SI9243AEY Vishay Siliconix OUTPUT TABLE AND STATE DIAGRAMS Inputs TX 0 1 0 1 X 0 New Product State Variable L 0 1 1 0 L L Output Table K 0 1 0 1 HiZ HiZ A 1 1 1 1 0 1 B 1 1 1 1 1 0 RXK 0 1 0 1 K K RXL 0 1 1 0 L L Comments Over Temp Short Circuit 1 1 0 1 1 1 1 1 0 1 0 1 0 Receive Mode Note: Over Temp is an internal condition, not meant to be a logic signal. 1 X = "1" or "0" HiZ = High Impedance State ABSOLUTE MAXIMUM RATINGS Voltage Referenced to Ground Voltage On VBAT . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 45 V Voltage K , L . . . . . . . . . . . . . . . . . . . . . . . . . . . -16 V to (VBAT + 1 V) Voltage Difference V(VBAT, K) . . . . . . . . . . . . . . . . . . . . . . . . . . . . 55 V Voltage On Any Pin (Except VBAT , K, L) or Max. Current. . . . . . . . . . . . . . . . . -0.3 V to (VDD + 0.3 V) or 10 mA Voltage on VDD. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 V K Pin Only, Short Circuit Duration (to VBAT or GND) . . . . . Continuous Operating Temperature (TA) . . . . . . . . . . . . . . . . . . . . . . . -40 to 125C Junction and Storage Temperature . . . . . . . . . . . . . . . . . -55 to 150C Thermal Resistance JA . . . . . . . . . . . . . . . . . . . . . . . . . . . .125C/W Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. RECOMMENDED OPERATING RANGE Voltage Referenced to Ground VDD . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .4.5 V to 5.5 V VBAT . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .6 V to 36 V K. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6 V to 36 V Digital Inputs . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 0 to VDD SPECIFICATIONS Limits Test Conditions Unless Otherwise Specified Parameter Symbol VDD = 4.5 to 5.5 V, VBAT = 6 to 36 V E Suffix: -40 To 125C Tempa Minb Typc Maxb Unit Transmitter And Logic Levels TX Input Low Voltage TX Input High Voltage TX Input Capacitanced TX Input Pull-up Resistance VILT VIHT CINT RTX VDD = 5.5 V, TX = 1.5 V, 3.5 V RL = 510 5% , VBAT = 6 to 18 V K Output Low Voltage VOLK RL = 1 k 5% , VBAT = 16 to 36 V RL = 510 5% , VBAT = 4.5 V K Output High Voltage K Rise, Fall Times S-60752--Rev. C, 05-Apr-99 2 VOHK tr, tf RL = 510 5% , VBAT = 4.5 to 18 V RL = 1 k 5% , VBAT = 16 to 36 V See Test Circuit Full Full Full Full 10 20 3.5 10 40 1.5 V pF k K Transmit Full Full Full Full Full Full 0.95 VBAT 0.95 VBAT 9.6 s 0.2 VBAT 0.2 VBAT 1.2 V FaxBack 408-970-5600, request 70788 www.siliconix.com SI9243AEY New Product SPECIFICATIONS Limits Test Conditions Unless Otherwise Specified Parameter K Transmit (continued) K Output Sink Resistance K Output Capacitanced Rsi CO TX = 0 V Full Full 110 20 pF E Suffix: -40 To 125C Vishay Siliconix Symbol VDD = 4.5 to 5.5 V, VBAT = 6 to 36 V Tempa Minb Typc Maxb Unit Receiver L and K Input High Voltage L and K Input Hysteresisc, d L and K Input Currents RXL and RXK Output Low Voltage RXL and RXK Pull-up Resistance VIH VHYS IIH VOLR RRX RL = 510 k 5% , VBAT = 6 to 18 V CL = 10 nF, See Test Circuit RL = 1 k 5% , VBAT = 16 to 36 V CL = 4.7 nF, See Test Circuit RL = 510 k 5% , VBAT = 6 to 18 V CL = 10 nF, See Test Circuit RL = 1 k 5% , VBAT = 16 to 36 V CL = 4.7 nF, See Test Circuit TX = 0 V, VBAT 16 V VIHT VTX, VIHK VK, VIHL VL VBAT 12 V VDD 0.5 V, VBAT 12 V VDD 5.5 V, TX = 0 V VIHT VTX, VIHK VK, VIHL VL VBAT 12 V RL = 510 , CL = 10 nF 6 V < VBAT < 16 V, CRX = 20 pF 6 V < VBAT < 16 V, RK = 510 CK 1.3 nF TX = 4 V VIH = VBAT VILK, VILL = 0.35 VBAT IOLR = 1 mA Full Full Full Full Full Full Full Full Full 5 3 3 3 3 0.65 VBAT 0.05 VBAT 20 0.4 20 10 10 s 10 10 V A V k RXK Turn On Delay td(on) RXK Turn Off Delay td(off) Supplies Bat Supply Current On Bat Supply Current Off Bat Supply Current Standby Logic Supply Current On Logic Supply Current Off IBAT(on) IBAT(off) IBAT(SB) IDD(on) IDD(off) Full Full Full Full Full 1.2 120 <1 1.4 3 220 10 2.3 10 mA A mA A Miscellaneous TX Transmit Baud Rate RXL and RXK Receive Baud Ratec Transmission Frequency TX Minimum Pulse Widthd, e Over Temperature Shutdownd Temperature Shutdown Hysteresisc Notes a. Room = 25C, Cold and Hot = as determined by the operating temperature suffix. b. The algebraic convention whereby the most negative value is a minimum and the most positive a maximum, is used in this data sheet. c. Typical values are for DESIGN AID ONLY, not guaranteed nor subject to production testing. d. Guaranteed by design, not subject to production test. e. Minimum pulse width to reset a fault condition. BRT BRR fK-RXK tTX TSHUT THYST Temperature Rising Full Full Full Full 50 1 160 180 C 30 10.4 200 200 kBaud kHz s FaxBack 408-970-5600, request 70788 www.siliconix.com S-60752--Rev. C, 05-Apr-99 3 SI9243AEY Vishay Siliconix PIN CONFIGURATION ORDERING INFORMATION Part Number SI9243AEY New Product Temperature Range -40 to 125C PIN DESCRIPTION Pin Number 1 2 3 4 5 6 7 8 Symbol RXK RXL VDD TX GND K VBAT L K Receiver, Output L Receiver, Output Positive Power Supply Transmit, Input Ground Connection K Transmit/Receive, Bidirectional Battery Power Supply L Transmit, Input Description FUNCTIONAL DESCRIPTION The SI9243AEY can be either in transmit or receive mode and it contains over temperature, short circuit and open VBAT fault detection circuits. The voltage on the K and L pins are internally compared to VBAT/2. If the voltage on the K or L pin is less than VBAT/2 then RXK or RXL output will be "low." If the voltage on the K or L pin is greater than VBAT/2 then RXK or RXL output will be "high. In order to be in transmit mode, TX must be set "low." The TX signal is then internally inverted and turns the MOSFET on, causing the K pin to be "low." In transmit mode, the processor monitors the RXK and TX. When the two mirror each other there is no fault. In the event of over temperature, short circuit to VBAT or open VBAT, the SI9243AEY will turn off the K output to protect the IC. The K pin will stay in high impedance and RXK will follow the K pin. The fault will be reset when TX is toggled high. RXK, RXL and TX pins have internal pull up resistor to VDD while K and L pins have internal pull down resistors. When any one of the TX, VBAT or GND pins is open the K output is off. When the TX pin is set "high" the SI9243AEY is in receive mode and the internal MOSFET is turned off. RXL and RXK outputs will follow L and K inputs respectively. S-60752--Rev. C, 05-Apr-99 4 FaxBack 408-970-5600, request 70788 www.siliconix.com SI9243AEY New Product TEST CIRCUIT AND TIMING DIAGRAMS (TRANSMIT ONLY) Vishay Siliconix APPLICATION CIRCUIT FaxBack 408-970-5600, request 70788 www.siliconix.com S-60752--Rev. C, 05-Apr-99 5 |
Price & Availability of SI9243AEY
 |
|
|
|
|
All Rights Reserved © IC-ON-LINE 2003 - 2022 |
| [Add Bookmark] [Contact Us] [Link exchange] [Privacy policy] |
|
Mirror Sites : [www.datasheet.hk]
[www.maxim4u.com] [www.ic-on-line.cn]
[www.ic-on-line.com] [www.ic-on-line.net]
[www.alldatasheet.com.cn]
[www.gdcy.com]
[www.gdcy.net] |